

Claims

I claim:

1 1. A circuit comprising:
2 a signal input to receive a signal;
3 a buffer circuit to receive the signal input and to generate a buffer circuit output;
4 and
5 a voltage following circuit to receive the signal input and to generate a voltage
6 following output wherein the buffer circuit output and the voltage following circuit output
7 are coupled to a circuit output node.

1 2. The circuit of claim 1 wherein the voltage following circuit comprises a first
2 amplifier, including a positive input, a negative input and an output, and, a NMOS
3 transistor including a gate, a source and a drain,
4 the positive input of the first amplifier being coupled to receive the input signal,
5 the negative input of the first amplifier being coupled to the source of the NMOS
6 transistor, the output of the first amplifier being coupled to the gate of the NMOS
7 transistor, the drain of the NMOS transistor being coupled to a positive supply voltage,
8 and the source of the NMOS transistor being coupled to the circuit output node, and
9 a second amplifier, including a positive input, a negative input and an output,
10 and, a PMOS transistor, including a gate, a source and a drain, the positive input of the
11 second amplifier being coupled to receive the input signal, the negative input of the
12 second amplifier being coupled to the source of the PMOS transistor, the output of the
13 second amplifier being coupled to the gate of the PMOS transistor, the drain of the PMOS
14 transistor being coupled to a supply voltage less than the positive supply voltage, and the
15 source of the PMOS transistor being coupled to the circuit output node.

1 3. The circuit of claim 2 wherein the positive input of the first amplifier is coupled to
2 the signal input through a first output level based buffer impedance modulator circuit and
3 the positive input of the second amplifier is coupled to the signal input through a second
4 output level based buffer impedance modulator circuit.

1 4. The circuit of claim 1 wherein the voltage following circuit comprises a NMOS
2 transistor including a gate, a source and a drain, the gate being coupled to receive the
3 input signal, the drain being coupled to a positive supply voltage, and the source being
4 coupled to the circuit output node, and
5 a PMOS transistor including a gate, a source and a drain, the gate being coupled to
6 receive the input signal, the drain being coupled to a supply voltage less than the positive
7 supply voltage, and the source being coupled to the source of the NMOS transistor and
8 the circuit output node.

1 5. The circuit of claim 1 wherein the buffer circuit comprises a first inverter
2 including an input coupled to receive the input signal and an output, and
3 a second inverter including an input coupled to the output of the first inverter and
4 an output coupled to the circuit output node.

1 6. The circuit of claim 1 wherein the circuit is part of a signal distribution system.

1 7. The circuit of claim 6 wherein the circuit is a repeater circuit in a signal
2 distribution system.

1 8. The circuit of claim 6 wherein the circuit is a buffer circuit at a distribution
2 junction of the signal distribution system.

1 9. The circuit of claim 1 wherein the circuit is part of a large scale integrated circuit.

1 10. The circuit of claim 1 wherein the signal input comprises a resistive termination.

1 11. A method of buffering an input signal comprising: ✓
2 receiving the input signal;
3 generating an output signal to follow the voltage of the input signal;
4 generating a buffered signal; and
5 coupling the buffered signal to the output signal to generate a buffered output
6 signal.

1 12. The method of claim 13 wherein generating the output signal comprises
2 generating a high output signal when the input signal is high, and
3 generating a low output signal when the input signal is low.

1 13. The method of claim 12 wherein generating the high output signal includes
2 generating the high output signal substantially independent of power supply noise and
3 generating the low output signal substantially independent of power supply noise.

1 14. The method of claim 11 wherein generating the buffered signal comprises
2 inverting the signal to generate an intermediate signal; and
3 inverting the intermediate signal to generate the buffered signal.

1 15. A means for buffering an input signal comprising: ~
2 means for receiving the input signal;
3 means for generating an output signal to follow the voltage of the input signal;

4 means for generating a buffered signal; and
5 means for coupling the buffered signal to the voltage following output signal to
6 generate a buffered output signal.

1 16. The means of claim 15 wherein the means for generating a voltage following
2 output signal comprises

3 means for generating a high output signal when the input signal is high, and
4 means for generating a low output signal when the signal is low.

1 17. The means of claim 16 wherein the means for generating the high output signal
2 comprises means for generating a high output signal substantially independent of power
3 supply noise and the means for generating the low output signal comprises means for
4 generating a low output signal substantially independent of power supply noise.

1 18. The means of claim 15 wherein the means for generating the buffered signal
2 comprises

3 means for inverting the signal to generate an intermediate signal; and
4 means for inverting the intermediate signal to generate the buffered signal.

1 19. A system comprising:
2 a microprocessor comprising a circuit including
3 a signal input to receive a signal;
4 a buffer circuit to receive the signal input and to generate a buffer circuit output;
5 and

6 a voltage following circuit to receive the signal input and to generate a voltage
7 following output wherein the buffer circuit output and the voltage following circuit output
8 are coupled to a circuit output node.

1 20. The system of claim 19 wherein the voltage following circuit comprises a first
2 amplifier, including a positive input, a negative input and an output, and, a NMOS
3 transistor including a gate, a source and a drain,
4 the positive input of the first amplifier being coupled to receive the input signal,
5 the negative input of the first amplifier being coupled to the source of the NMOS
6 transistor, the output of the first amplifier being coupled to the gate of the NMOS
7 transistor, the drain of the NMOS transistor being coupled to a positive supply voltage,
8 and the source of the NMOS transistor being coupled to the circuit output node, and
9 a second amplifier, including a positive input, a negative input and an output,
10 and, a PMOS transistor, including a gate, a source and a drain, the positive input of the
11 second amplifier being coupled to receive the input signal, the negative input of the
12 second amplifier being coupled to the source of the PMOS transistor, the output of the
13 second amplifier being coupled to the gate of the PMOS transistor, the drain of the PMOS
14 transistor being coupled to a supply voltage less than the positive supply voltage, and the
15 source of the PMOS transistor being coupled to the circuit output node.

1 21. The circuit of claim 19 wherein the voltage following circuit comprises a NMOS
2 transistor including a gate, a source and a drain, the gate being coupled to receive the
3 input signal, the drain being coupled to a positive supply voltage, and the source being
4 coupled to the circuit output node, and
5 a PMOS transistor including a gate, a source and a drain, the gate being coupled to
6 receive the input signal, the drain being coupled to a supply voltage less than the positive

7 supply voltage, and the source being coupled to the source of the NMOS transistor and
8 the circuit output node.

1 22. A machine-readable medium having stored thereon instructions, which when
2 executed by a set of processors, cause said set of processors to perform the following:
3 receive an input signal;
4 generate an output signal to follow the voltage of the input signal;
5 generate a buffered signal; and
6 couple the buffered signal to the output signal to generate a buffered output signal.

1 23. The machine readable medium of claim 22 wherein the instructions to generate an
2 output signal comprise instructions to
3 generate a high output signal when the input signal is high, and
4 generate a low output signal when the input signal is low.

1 24. The machine readable medium of claim 23 wherein instructions to generate the
2 high output signal includes instructions to generate the high output signal substantially
3 independent of power supply noise and wherein the instructions to generate the low
4 output signal includes instructions to generate the low output signal substantially
5 independent of power supply noise.

1 25. The machine readable medium of claim 22 wherein the instructions to generate
2 the buffered signal comprise instructions to
3 invert the input signal to produce an intermediate signal; and
4 invert the intermediate signal to generate the buffered signal.